PM7350 S/UNI-DUPLEX PMC-Sierra,Inc. Dual Serial Link, PHY Multiplexer * Dual 4 wire LVDS serial transceivers each operating at up to 200 Mb/s. * Operates across PCB or backplane traces, or across up to 10 meters of 4 wire twisted pair cabling for inter-shelf communications. * Fully integrated LVDS clock synthesis and recovery. No external analog components are required. * Usable bandwidth (excludes system overhead) of 186 Mb/s. PHY/FRAMER INTERFACES LVDS TRANSMIT DIRECTION One of three modes can be selected: * 8/16 bit, 33 MHz UTOPIA L2 bus master (also supports expanded length cells). * Simple round-robin multiplex of up to 32 PHYs (or 16 clock/data interfaces) plus the microprocessor port's cell transfer buffer. * Multiplexed cell stream broadcast to both LVDS simultaneously. IBUS8 IANYPHY IMASTER IENB IADDR[4:0] IAVALID IDAT[15:0] IPRTY ISOC ISX IFCLK ICA SCI-PHY Receive Master/ Transmit Slave RSTOB LVDS INTERFACES TX8K BLOCK DIAGRAM * 8/16 bit, 52 MHz extended UTOPIA L2 bus slave (compatible with PM7351 S/UNI-VORTEX). * 16 port, 4 pin clocked serial data interface (Tx & Rx), with integrated I.432 ATM cell delineation. RCLK * Integrated analog/digital device that interfaces a UTOPIA L2 bus to a serial backplane with optional 1:1 protection using high speed Low Voltage Differential Signal (LVDS) serial links. * For framers or modems without UTOPIA bus interfaces: optionally provides cell delineation (I.432) across 16 clock and data (bit serial) interfaces. * Interworks with PM7351 S/UNI-VORTEX devices to implement a point-to-multipoint serial backplane architecture, with optional 1:1 protection of the common card. * Interfaces to another S/UNI-DUPLEX device (via a single LVDS link) to create a simple point-to-point "UTOPIA bus extension" capability. * Interfaces to two S/UNI-DUPLEX devices to create a 1:1 protected bus extension. * Requires no external memory devices. * Low power 3.3V CMOS technology. * Standard 5 pin P1149 JTAG port. * 160 ball PBGA, 15mm x 15mm. * In the LVDS receive direction: selects traffic from the LVDS link marked active and demultiplexes the individual cell streams to the appropriate PHY device. * In the LVDS transmit direction: accepts 52-56 byte cell streams from up to 32 UTOPIA L2 compatible PHY devices, multiplexing into a single cell stream carried over two high speed LVDS serial interfaces. * Cell read/write to both LVDS links available through the processor port. Provides optional hardware assisted CRC32 calculation across cells to support an embedded inter-processor communication channel across the LVDS links. RX8K FEATURES Per-PHY Buffers TXD1+ TXD1RXD1+ RXD1- Cell Processor TXD2+ LRXD[15:0] LRXC[15:0] Elastic Store LTXD[15:0] LTXC[15:0] Per-PHY Buffers RXD2+ Clock Synthesis 4 Cell FIFO SCI-PHY Transmit Master/ Receive Slave 4 Cell FIFO RXD2- 2 Cell Buffer OBUS8 OANYPHY OMASTER OENB OADDR[4:0] OAVALID ODAT[15:0] OPRTY OSOC OSX OFCLK OCA TXD2- Time-Sliced ATM Transmission Convergence JTAG Test Access Port Microprocessor Interface PMC-990147 (P2) TCK TRSTB TMS TDI TDO INTB RDB RSTB CSB WRB ALE A[8:0] D[7:0] REFCLK SCIANY PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC. AND FOR ITS CUSTOMERS' INTERNAL USE 1999 PMC-Sierra, Inc. PM7350 S/UNI-DUPLEX Dual Serial Link, PHY Multiplexer * 6 bit port ID prepended to each cell for use by ATM layer to identify cell source (1 of 32 PHYs or processor). * Back-pressure provided by far end (active link only) to prevent overflow of far end receiver. LVDS RECEIVE DIRECTION * The LVDS link marked as "spare" is monitored for errors, PHY cells are discarded, microprocessor port cells are accepted. * Individual PHY and microprocessor FIFO back-pressure indications are sent to the far end to prevent FIFO overflows. Per stream backpressure prevents head-of-line blocking. * Cells received from the active LVDS link are forwarded to the appropriate PHY, bit serial interface, or the microprocessor port as specified by a 6 bit port ID added to each cell at the far end device. APPLICATIONS * Single shelf or multi-shelf Digital Subscriber Loop Access Multiplexer (DSLAM). * ATM/frame/IP switch or multiservice access multiplexer. * UMTS wireless base station and base station controller. TYPICAL APPLICATIONS INTER-SHELF UTOPIA BUS EXTENSION 4 Wire LVDS modem #1 modem #2 UTOPIA Bus Master Bus Slave or Bus Master PM7350 S/UNI-DUPLEX PM7350 S/UNI-DUPLEX modem #N MULTI-SHELF 1024 LINE ATM DSLAM UTOPIA Line Cards xDSL PHY xDSL PHY processor S/UNI-VORTEX 1 S/UNI-DUPLEX 32 processor S/UNI-VORTEX Clock/Data Line Cards modem modem RAM RAM S/UNI-PLUS Common Card, working processor S/UNI-DUPLEX 16 S/UNI-ATLAS S/UNI-VORTEX 1 S/UNI-APEX processor S/UNI-VORTEX S/UNI-APEX S/UNI-ATLAS RAM RAM S/UNI-PLUS Common Card, spare 8 Links per S/UNI-VORTEX Head Office: PMC-Sierra, Inc. #105 - 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PMC-990147 (P2) 1999 PMC-Sierra, Inc. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC. AND FOR ITS CUSTOMERS' INTERNAL USE