LTC3887/LTC3887-1/
LTC3887-2
23
Rev. F
For more information www.analog.com
OPERATION
GND pin. Place the PNP in close proximity to the induc-
tor to accurately measure the inductor temperature.
For best noise immunity, the connections should be routed
differentially and a 10nF capacitor should be placed in
parallel with the diode connected PNP. Two different currents
are applied to the diode (nominally 2µA and 32µA) and the
temperature is calculated from the ∆VBE measurement. The
external transistor temperature is digitized by the telem-
etry ADC, and the value is returned by the PMBus READ_
TEMPERATURE_1 (Chn) command.
The READ_TEMPERATURE_2 command returns the junc-
tion temperature of the LTC3887 using an on-chip diode.
The slope of the external temperature sensor can be
modified with the temperature slope coefficient stored in
MFR_TEMP_1_GAIN. Typical PNPs require temperature
slope adjustments slightly less than 1. The MMBT3906 has
a recommended value in this command of approximately
MFR_TEMP_1_GAIN = 0.991 based on the ideality factor
of 1.01. Simply invert the ideality factor to calculate the
MFR_TEMP_1_GAIN. Different manufacturers and differ-
ent lots may have different ideality factors. Consult with
the manufacturer to set this value.
The offset of the external temperature sense can be
adjusted by MFR_TEMP_1_OFFSET. A value of 0 in this
register sets the temperature offset to –273.15°C.
If the PNP cannot be placed in direct contact with the
inductor, the slope or offset can be increased to account
for temperature mismatches. If the user is adjusting the
slope, the intercept point is at absolute zero, –273.15°C,
so small adjustments in slope can change the appar-
ent measured temperature significantly. Another way to
artificially increase the slope of the temperature term is
to increase the MFR_IOUT_CAL_GAIN_TC term. This
will modify the temperature slope with respect to room
temperature.
RCONFIG (RESISTOR CONFIGURATION) PINS
There are six input pins utilizing 1% resistor dividers
between V
DD25
and GND to select key operating param-
eters. The pins are ASEL0, ASEL1, FREQ_CFG, VOUT0_CFG,
VOUT1_CFG, PHAS_CFG. If pins are floated, the value stored
in the corresponding EEPROM command is used. If bit 6 of
the MFR_CONFIG_ALL_LTC3887 configuration command
is asserted in EEPROM, the resistor inputs are ignored
upon power-up except for ASEL0 and ASEL1 which are
always respected. The resistor configuration pins are only
measured during a power-up reset, after an MFR_RESET or
after a RESTORE_USER_ALL command is executed.
The VOUTn_CFG pin settings are described in Table3. These
pins select the output voltages for the LTC3887’s analog
PWM controllers. If the pin is open, the VOUT_COMMAND
command is loaded from EEPROM to determine the out-
put voltage. The default factory EEPROM setting is to have
the switcher off unless the voltage configuration pins are
installed. The user may reprogram the EEPROM to the
desired setting for the application. When the EEPROM
configuration is loaded, it is recommended the user assert
bit 6 of MFR_CONFIG_ALL_LTC3887 to disable the resis-
tor configuration pins for all subsequent reset operations.
The following parameters are set as a percentage of the
output voltage if the RCONFIG pins are used to deter-
mined output voltage:
n VOUT_OV_FAULT_LIMIT .................................... +10%
n VOUT_OV_WARN .............................................. +7.5%
n VOUT_MAX....................................................... +7.5%
n VOUT_MARGIN_HIGH ......................................+5%%
n VOUT_MARGIN_LOW ..........................................–5%
n VOUT_UV_WARN ..............................................–6.5%
n VOUT_UV_FAULT_LIMIT ......................................–7%
The FREQ_CFG pin settings are described in Table5. This
pin selects the switching frequency. The phase relationships
between the two channels and SYNC pin is determined by
the PHAS_CFG pin described in Table4. To synchronize to
an external clock, the part should be put into external clock
mode (SYNC output disabled but frequency set to the nominal
value). If no external clock is supplied, the part will clock at
the programmed frequency. If the application is multi-phase
and the SYNC signal between chips is lost, the parts will not
be at the same frequency increasing the ripple voltage on
the output, possibly producing undesirable operation. If the
SYNC signal is being generated internally and SYNC output
enabled is not selected, bit 10 of MFR_PADS_LTC3887 will
be asserted. If no frequency is selected and the external SYNC
frequency is not present, a PLL_FAULT will occur. If the user
does not wish to see the ALERT from a PLL_FAULT even
if there is not a valid synchronization signal at power-up,