FDMC86340 N-Channel Shielded Gate Power Trench® MOSFET
www.fairchildsemi.com
2
©2013 Fairchild Semiconductor Cor poration
FDMC86340 Rev. C2
Electrical Characteristics TJ = 25 °C unless otherwise noted
Off Characteristics
On Characteristics
Dynamic Characteristics
Switching Characteristics
Drain-Source Diode Characteristics
Symbol Parameter Test Conditions Min Typ Max Units
BVDSS Drain to Source Breakdown Voltage ID = 250 μA, VGS = 0 V 80 V
ΔBVDSS
ΔTJ
Breakdown Voltage Temperature
Coefficient ID = 250 μA, referenced to 25 °C 46 mV/°C
IDSS Zero Gate Voltage Drain Current VDS = 64 V, VGS = 0 V 1 μA
IGSS Gate to Source Leakage Current VGS = ±20 V, VDS = 0 V ±100 nA
VGS(th) Gate to Source Threshold Voltage VGS = VDS, ID = 250 μA 2.0 3.4 4.0 V
ΔVGS(th)
ΔTJ
Gate to Source Threshold Voltage
Temperature Coefficient ID = 250 μA, referenced to 25 °C -10 mV/°C
rDS(on) Static Drain to Source On Resistance VGS = 10 V, ID = 14 A 5.0 6.5 mΩVGS = 8 V, ID = 12 A 6.0 8.5
VGS = 10 V, ID = 14 A, TJ = 125 °C 8.5 11
gFS Forward Transconductance VDD = 10 V, ID = 14 A 36 S
Ciss Input Capacitance VDS = 40 V, VGS = 0 V,
f = 1 MHz
2775 3885 pF
Coss Output Capacitance 468 655 pF
Crss Reverse Transfer Capacitance 15 25 pF
RgGate Resistance 0.1 0.7 2.1 Ω
td(on) Turn-On Delay Time VDD = 40 V, ID = 14 A,
VGS = 10 V, RGEN = 6 Ω
20 32 ns
trRise Time 7.9 16 ns
td(off) Turn-Off Delay Time 23 37 ns
tfFall Time 5.1 10 ns
Qg(TOT) Total Gate Charge VGS = 0 V to 10 V VDD = 40 V,
ID = 14 A
38 53 nC
Qg(TOT) Total Gate Charge VGS = 0 V to 8 V 31 44 nC
Qgs Gate to Source Charge 14 nC
Qgd Gate to Drain “Miller” Charge 8.0 nC
Qoss Output Charge VDD = 40 V, VGS = 0 V 42 nC
VSD Source to Drain Diode Forward Voltage VGS = 0 V, IS = 14 A (Note 2) 0.8 1.3 V
VGS = 0 V, IS = 1.9 A (Note 2) 0.7 1.2 V
trr Reverse Recovery Time IF = 14 A, di/dt = 100 A/μs 41 66 ns
Qrr Reverse Recovery Charge 25 40 nC
Notes:
1. RθJA is deter mined with th e de vice m ount ed on a 1 in2 pad 2 oz co ppe r pad on a 1 .5 x 1 .5 i n. bo ard of FR-4 mat erial . RθJC is guaranteed by design while RθCA is determined by
the user's board design.
2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
3. EAS of 216 mJ is based on starting TJ = 25 °C, L = 3 mH, IAS = 12 A, VDD = 80 V, VGS = 10 V. 100% test at L = 0.1 mH, IAS = 37 A.
4. Pulsed Id limited by junction temperature, td<=100 μS, please refer to SOA curve for more details.
53 °C/W when mounted
on a 1 in2 pad of 2 oz
copper
125 °C/W when mounted
on a minimum pad o f 2 oz
copper
G
DF
DS
SF
SS
G
DF
DS
SF
SS
a. b.