General Description
The MAX7300 compact, serial-interfaced, I/O expan-
sion peripheral provides microprocessors with up to 28
ports. Each port is individually user configurable to
either a logic input or logic output.
Each port can be configured as either a push-pull logic
output capable of sinking 10mA and sourcing 4.5mA, or a
Schmitt logic input with optional internal pullup. Seven
ports feature configurable transition detection logic, which
generates an interrupt upon change of port logic level.
The MAX7300 is controlled through an I2C-compatible 2-
wire serial interface, and uses four-level logic to allow 16
I2C addresses from only two select pins.
The MAX7300AAX and MAX7300ATL have 28 ports and
are available in 36-pin SSOP and 40-pin TQFN pack-
ages, respectively. The MAX7300AAI and MAX7300ATI
have 20 ports and are available in 28-pin SSOP and
TQFN packages. For an SPI-interfaced version, refer to
the MAX7301 data sheet. For a pin-compatible port
expander with additional 24mA constant-current LED
drive capability, refer to the MAX6956 data sheet.
Applications
White Goods Industrial Controllers
Automotive System Monitoring
Features
o400kbps I2C-Compatible Serial Interface
o2.5V to 5.5V Operation
o-40°C to +125°C Temperature Range
o20 or 28 I/O Ports, Each Configurable as
Push-Pull Logic Output
Schmitt Logic Input
Schmitt Logic Input with Internal Pullup
o11µA (max) Shutdown Current
oLogic Transition Detection for Seven I/O Ports
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
________________________________________________________________
Maxim Integrated Products
1
19-2413; Rev 7; 9/11
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
Ordering Information
PART TEMP RANGE PIN-PACKAGE
MAX7300AAI -40°C to +125°C 28 SSOP
MAX7300ATI -40°C to +125°C 28 TQFN-EP*
MAX7300AAX -40°C to +125°C 36 SSOP
MAX7300ATL -40°C to +125°C 40 TQFN-EP*
P5
P4
P7
P8
P6
P10
P9
P12
P13
P11
P15
P14
P17
P18
P16
P20
P19
I/O 5
I/O 4
I/O 7
I/O 8
I/O 6
I/O 10
I/O 9
I/O 12
I/O 13
I/O 11
I/O 15
I/O 14
I/O 17
I/O 18
I/O 16
I/O 20
I/O 19
I/O 21
I/O 22
I/O 23
P22
P23
P21
36
2
3
4
33
35
34
29
27
31
24
25
22
21
23
V+
GND
GND
AD0
AD1
SCL
P30
P29
P31
P27
P28
P25
P24
P26
32
30
26
5
7
9
28
6
8
11
10
12
14
15
13
17
16
19
20
18
SDA
MAX7300AAX
3V
DATA
CLOCK
I/O 24
I/O 25
I/O 27
I/O 26
I/O 29
I/O 30
I/O 28
I/O 31
47nF
39kΩ1ISET
Typical Operating Circuit
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
V+
AD1
SCL
SDA
P31
P30
P22
P29
P28
P27
P26
P25
P24
P23
P21
P20
P19
P18
P17
P16
P15
P14
P13
P12
AD0
GND
GND
ISET
28 SSOP
TOP VIEW
MAX7300
Pin Configurations
Pin Configurations continued at end of data sheet.
*
EP = Exposed pad.
Devices are also available in a lead(Pb)-free/RoHS-compliant pack-
age. Specify lead-free by adding "+" to the part number when order-
ing. Devices are also available in tape-and-reel packaging. Specify
tape and reel by adding "T" to the part number when ordering.
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
2 _______________________________________________________________________________________
ABSOLUTE MAXIMUM RATINGS
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
Voltage (with respect to GND)
V+ .............................................................................-0.3V to +6V
SCL, SDA, AD0, AD1................................................-0.3V to +6V
All Other Pins................................................-0.3V to (V+ + 0.3V)
P4–P31 Current ................................................................±30mA
GND Current .....................................................................800mA
Continuous Power Dissipation (TA= +70°C)
28-Pin SSOP (derate 9.1mW/°C above +70°C) ...........727mW
28-Pin TQFN (derate 21.3mW/°C above +70°C) .......1702mW
36-Pin SSOP (derate 11.8mW/°C above +70°C) .........941mW
40-Pin TQFN (derate 26.3mW/°C above TA= +70°C).2105mW
Operating Temperature Range
(TMIN to TMAX) ...............................................-40°C to +125°C
Junction Temperature......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Soldering Temperature (reflow)
Lead (Pb)-free packages..............................................+260°C
Packages containing lead (Pb).....................................+240°C
ELECTRICAL CHARACTERISTICS
(
Typical Operating Circuit
, VV+ = 2.5V to 5.5V, TA= TMIN to TMAX, unless otherwise noted.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Operating Supply Voltage V+ 2.5 5.5 V
TA = +25°C 5.5 8
TA = -40°C to +85°C 10Shutdown Supply Current ISHDN All digital inputs at
V+ or GND
TMIN to TMAX 11
µA
TA = +25°C 180 240
TA = -40°C to +85°C 260
Operating Supply Current IGPOH
All ports programmed
as outputs high, no
load, all other inputs
at V+ or GND TMIN to TMAX 280
µA
TA = +25°C 170 210
TA = -40°C to +85°C 230
Operating Supply Current IGPOL
All ports programmed
as outputs low, no
load, all other inputs
at V+ or GND TMIN to TMAX 240
µA
TA = +25°C 110 135
TA = -40°C to +85°C 140
Operating Supply Current IGPI
All ports programmed
as inputs without
pullup, ports, and all
other inputs at V+ or
GND TMIN to TMAX 145
µA
INPUTS AND OUTPUTS
Logic High Input Voltage
Port Inputs VIH 0.7 x
V+ V
Logic Low Input Voltage
Port Inputs VIL 0.3 x
V+ V
Input Leakage Current IIH, IIL GPIO inputs without pullup,
VPORT = V+ to GND -100 ±1 +100 nA
VV+ = 2.5V 12 19 30
GPIO Input Internal Pullup to V+ IPU VV+ = 5.5V 80 120 180 µA
Hysteresis Voltage GPIO Inputs ∆VI0.3 V
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
_______________________________________________________________________________________ 3
ELECTRICAL CHARACTERISTICS (continued)
(
Typical Operating Circuit
, VV+ = 2.5V to 5.5V, TA= TMIN to TMAX, unless otherwise noted.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
GPIO outputs, ISOURCE = 2mA,
TA = -40°C to +85°C
V+ -
0.7
Output High Voltage VOH GPIO outputs, ISOURCE = 1mA,
TA = TMIN to TMAX (Note 2)
V+ -
0.7
V
Port Sink Current IOL VPORT = 0.6V 2 10 18 mA
Output Short-Circuit Current IOLSC Port configured output low, shorted to V+ 2.75 11 20 mA
Input High-Voltage SDA, SCL,
AD0, AD1 VIH 0.7 x
V+ V
Input Low-Voltage SDA, SCL,
AD0, AD1 VIL 0.3 x
V+ V
Input Leakage Current SDA, SCL IIH, IIL -50 +50 nA
Input Capacitance (Note 2) 10 pF
Output Low-Voltage SDA VOL ISINK = 6mA 0.4 V
TIMING CHARACTERISTICS (Figure 2)
(VV+ = 2.5V to 5.5V, TA= TMIN to TMAX, unless otherwise noted.) (Note 1)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Serial Clock Frequency fSCL 400 kHz
Bus Free Time Between a STOP
and a START Condition tBUF 1.3 µs
Hold Time (Repeated) START
Condition tHD
,
STA 0.6 µs
Repeated START Condition
Setup Time tSU
,
STA 0.6 µs
STOP Condition Setup Time tSU
,
STO 0.6 µs
Data Hold Time tHD
,
DAT (Note 3) 15 900 ns
Data Setup Time tSU
,
DAT 100 ns
SCL Clock Low Period tLOW 1.3 µs
SCL Clock High Period tHIGH 0.7 µs
Rise Time of Both SDA and SCL
Signals, Receiving tR(Notes 2, 4) 20 +
0.1Cb300 ns
Fall Time of Both SDA and SCL
Signals, Receiving tF(Notes 2, 4) 20 +
0.1Cb300 ns
Fall Time of SDA Transmitting tF,TX (Notes 2, 5) 20 +
0.1Cb250 ns
Pulse Width of Spike Suppressed tSP (Notes 2, 6) 0 50 ns
Capacitive Load for Each Bus
Line Cb(Note 2) 400 pF
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
4 _______________________________________________________________________________________
SHUTDOWN SUPPLY CURRENT
vs. TEMPERATURE
MAX7300 toc02
TEMPERATURE (°C)
SUPPLY CURRENT (µA)
97.570.042.515.0-12.5
4
5
6
7
8
3
-40.0 125.0
VV+ = 5.5V
VV+ = 3.3V
VV+ = 2.5V
OPERATING SUPPLY CURRENT vs. V+
(OUTPUTS UNLOADED)
MAX7300 toc03
V+ (V)
SUPPLY CURRENT ( mA)
5.04.54.03.53.02.5
1
0.1
2.0 5.5
ALL PORTS OUTPUT (1)
ALL PORTS INPUT
(PULLUPS DISABLED)
ALL PORTS OUTPUT (0)
OPERATING SUPPLY CURRENT
vs. TEMPERATURE
MAX7300 toc01
TEMPERATURE (°C)
SUPPLY CURRENT (mA)
97.570.042.515.0-12.5
0.04
0.08
0.12
0.16
0.20
0.24
0.28
0.32
0.36
0.40
0
-40.0 125.0
VV+ = 2.5V TO 5.5V
NO LOAD
ALL PORTS
OUTPUT (1)
ALL PORTS
OUTPUT (0)
ALL PORTS INPUT HIGH
__________________________________________Typical Operating Characteristics
(RISET = 39kΩ, TA = +25°C, unless otherwise noted.)
TIMING CHARACTERISTICS (Figure 2) (continued)
(VV+ = 2.5V to 5.5V, TA= TMIN to TMAX, unless otherwise noted.) (Note 1)
Note 1: All parameters tested at TA= +25°C. Specifications over temperature are guaranteed by design.
Note 2: Guaranteed by design.
Note 3: A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) in order to
bridge the undefined region of SCL’s falling edge.
Note 4: Cb= total capacitance of one bus line in pF. tRand tFmeasured between 0.3V+ and 0.7V+.
Note 5: ISINK ≤6mA. Cb= total capacitance of one bus line in pF. tRand tFmeasured between 0.3V+ and 0.7V+.
Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
_______________________________________________________________________________________ 5
GPO SOURCE CURRENT vs. TEMPERATURE
(OUTPUT = 1)
MAX7300 toc05
TEMPERATURE (°C)
PORT SOURCE CURRENT (mA)
97.570.042.515.0-12.5
3
4
5
6
7
8
9
2
-40.0 125.0
VPORT = 1.4V
VV+ = 5.5V
VV+ = 3.3V
VV+ = 2.5V
GPO SINK CURRENT vs. TEMPERATURE
(OUTPUT = 0)
MAX7300 toc04
TEMPERATURE (°C)
PORT SINK CURRENT (mA)
97.570.0-12.5 15.0 42.5
4
6
8
10
12
14
16
18
2
-40.0 125.0
VV+ = 2.5V TO 5.5V, VPORT = 0.6V
GPI PULLUP CURRENT
vs. TEMPERATURE
MAX7300 toc06
TEMPERATURE (°C)
PULLUP CURRENT (µA)
97.570.042.515.0-12.5
100
1000
10
-40.0 125.0
VV+ = 5.5V
VV+ = 3.3V
VV+ = 2.5V
GPO SHORT-CIRCUIT CURRENT
vs. TEMPERATURE
MAX7300 toc07
TEMPERATURE (°C)
PORT CURRENT (mA)
97.570.042.515.0-12.5
10
100
1
-40.0 125.0
GPO = 0, PORT
SHORTED TO V+
GPO = 1, PORT
SHORTED TO GND
Typical Operating Characteristics (continued)
(RISET = 39kΩ, TA = +25°C, unless otherwise noted.)
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
6 _______________________________________________________________________________________
Detailed Description
The MAX7300 general-purpose input/output (GPIO)
peripheral provides up to 28 I/O ports, P4 to P31, con-
trolled through an I2C-compatible serial interface. The
ports can be configured to any combination of logic inputs
and logic outputs, and default to logic inputs on power-up.
Figure 1 is the MAX7300 functional diagram. Any I/O port
can be configured as a push-pull output (sinking 10mA,
sourcing 4.5mA), or a Schmitt-trigger logic input. Each
input has an individually selectable internal pullup resis-
tor. Additionally, transition detection allows seven ports
(P24 to P30) to be monitored in any maskable combina-
tion for changes in their logic status. A detected transi-
tion is flagged through a status register bit, as well as an
interrupt pin (port P31), if desired.
The port configuration registers individually set the 28
ports, P4 to P31, as GPIO. A pair of bits in registers
0x09 through 0x0F sets each port’s configuration
(Tables 1 and 2).
The 36-pin MAX7300AAX and 40-pin MAX7300ATL have
28 ports, P4 to P31. The 28-pin MAX7300ANI,
MAX7300AAI, and MAX7300ATI have only 20 ports avail-
able, P12 to P31. The eight unused ports should be
configured as outputs on power-up by writing 0x55 to
registers 0x09 and 0x0A. If this is not done, the eight
unused ports remain as unconnected inputs and quies-
cent supply current rises, although there is no damage
to the part.
Register Control of I/O Ports
Across Multiple Drivers
The MAX7300 offers 20 or 28 I/O ports, depending on
package choice. Two addressing methods are avail-
able. Any single port (bit) can be written (set/cleared)
at once; or, any sequence of eight ports can be written
(set/cleared) in any combination at once. There are no
boundaries; it is equally acceptable to write P0 to P7,
P1 to P8, or P31 to P38 (P32 to P38 are nonexistent, so
the instructions to these bits are ignored).
Shutdown
When the MAX7300 is in shutdown mode, all ports are
forced to inputs, and the pullup current sources are
turned off. Data in the port and control registers remain
unaltered, so port configuration and output levels are
restored when the MAX7300 is taken out of shutdown.
The MAX7300 can still be programmed while in shut-
down mode. For minimum supply current in shutdown
mode, logic inputs should be at GND or V+ potential.
Shutdown mode is exited by setting the S bit in the con-
figuration register (Table 8).
PIN
28 SSOP 28 TQFN-EP 36 SSOP 40 TQFN-EP NAME FUNCTION
1 26 1 36 ISET Bias Current Setting. Connect ISET to GND through a resistor
(RISET) value of 39kΩ to 120kΩ.
2, 3 27, 28 2, 3 37, 38, 39 GND Ground
4 1 4 40 AD0 Ad d r ess Inp ut 0. S ets d evi ce sl ave ad d r ess. C onnect to ei ther
G N D , V + , S C L, S D A to g i ve four l og i c com b i nati ons. S ee Tab l e 3.
5–24 2–21 — — P 12–P 31 I/O P or ts. P 12 to P 31 can b e confi g ur ed as p ush- p ul l outp uts,
C M O S - l og i c i np uts, or C M O S - l og i c i np uts w i th w eak p ul l up r esi stor .
— — 5–32 1–10, 12–19,
21–30 P4–P31 I/O P or ts. P 4 to P 31 can b e confi g ur ed as p ush- p ul l outp uts,
C M O S - l og i c i np uts, or C M O S - l og i c i np uts w i th w eak p ul l up r esi stor .
———
11, 20, 31 N.C. No Connection. Not internally connected.
25 22 33 32 SDA I2C-Compatible Serial-Data I/O
26 23 34 33 SCL I2C-Compatible Serial-Clock Input
27 24 35 34 AD1 Ad d r ess Inp ut 1. S ets d evi ce sl ave ad d r ess. C onnect to ei ther
G N D , V + , S C L, S D A to g i ve four l og i c com b i nati ons. S ee Tab l e 3.
28 25 36 35 V+ Positive Supply Voltage. Bypass V+ to GND with minimum
0.047µF capacitor.
————EP
Exposed Pad (TQFN Only). EP is internally connected to GND.
Connect to a large ground plane to maximize thermal
performance. Not intended as an electrical connection point.
Pin Description
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
_______________________________________________________________________________________ 7
Serial Interface
Serial Addressing
The MAX7300 operates as a slave that sends and
receives data through an I2C-compatible 2-wire inter-
face. The interface uses a serial data line (SDA) and a
serial clock line (SCL) to achieve bidirectional commu-
nication between master(s) and slave(s). A master (typ-
ically a microcontroller) initiates all data transfers to and
from the MAX7300, and generates the SCL clock that
synchronizes the data transfer (Figure 2).
The MAX7300 SDA line operates as both an input and
an open-drain output. A pullup resistor, typically 4.7kΩ,
is required on SDA. The MAX7300 SCL line operates
only as an input. A pullup resistor, typically 4.7kΩ, is
required on SCL if there are multiple masters on the 2-
wire interface, or if the master in a single-master system
has an open-drain SCL output.
Each transmission consists of a START condition
(Figure 3) sent by a master, followed by the MAX7300
7-bit slave address plus R/Wbit (Figure 6), a register
address byte, one or more data bytes, and finally a
STOP condition (Figure 3).
START and STOP Conditions
Both SCL and SDA remain high when the interface is
not busy. A master signals the beginning of a transmis-
sion with a START (S) condition by transitioning SDA
from high to low while SCL is high. When the master
has finished communicating with the slave, it issues a
STOP (P) condition by transitioning SDA from low to
high while SCL is high. The bus is then free for another
transmission (Figure 3).
Bit Transfer
One data bit is transferred during each clock pulse.
The data on SDA must remain stable while SCL is high
(Figure 4).
Acknowledge
The acknowledge bit is a clocked 9th bit, which the
recipient uses to handshake receipt of each byte of
data (Figure 5). Thus, each byte transferred effectively
requires 9 bits. The master generates the 9th clock
pulse, and the recipient pulls down SDA during the
acknowledge clock pulse, such that the SDA line is sta-
ble low during the high period of the clock pulse. When
the master is transmitting to the MAX7300, the
MAX7300 generates the acknowledge bit since the
Table 1. Port Configuration Map
REGISTER DATA
REGISTER ADDRESS
CODE (HEX) D7 D6 D5 D4 D3 D2 D1 D0
Port Configuration for P7, P6, P5, P4 0x09 P7 P6 P5 P4
Port Configuration for P11, P10, P9, P8 0x0A P11 P10 P9 P8
Port Configuration for P15, P14, P13, P12 0x0B P15 P14 P13 P12
Port Configuration for P19, P18, P17, P16 0x0C P19 P18 P17 P16
Port Configuration for P23, P22, P21, P20 0x0D P23 P22 P21 P20
Port Configuration for P27, P26, P25, P24 0x0E P27 P26 P25 P24
Port Configuration for P31, P30, P29, P28 0x0F P31 P30 P29 P28
Table 2. Port Configuration Matrix
PORT
CONFIGURATION
BIT PAIR
MODE FUNCTION
PORT
REGISTER
(0x20–0x5F)
PIN BEHAVIOR ADDRESS
CODE
(
HEX
)
UPPER LOWER
DO NOT USE THIS SETTING 0x09 to 0x0F 0 0
Register bit = 0 Active-low logic output
Output GPIO Output Register bit = 1 Active-high logic output 0x09 to 0x0F 0 1
Input GPIO Input
without Pullup Schmitt logic input 0x09 to 0x0F 1 0
Input GPIO Input with Pullup
Register bit =
input logic level Schmitt logic input with pullup 0x09 to 0x0F 1 1
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
8 _______________________________________________________________________________________
MAX7300 is the recipient. When the MAX7300 is trans-
mitting to the master, the master generates the
acknowledge bit since the master is the recipient.
Slave Address
The MAX7300 has a 7-bit-long slave address (Figure 6).
The eighth bit following the 7-bit slave address is the
R/Wbit. It is low for a write command and high for a
read command.
The first 3 bits (MSBs) of the MAX7300 slave address
are always 100. Slave address bits A3, A2, A1, and A0
are selected by the address inputs, AD1 and AD0.
These two input pins can be connected to GND, V+,
SDA, or SCL. The MAX7300 has 16 possible slave
addresses (Table 3), and therefore a maximum of 16
MAX7300 devices can share the same interface.
Message Format for Writing
the MAX7300
A write to the MAX7300 comprises the transmission of
the MAX7300’s slave address with the R/Wbit set to
zero, followed by at least 1 byte of information. The first
byte of information is the command byte. The com-
mand byte determines which register of the MAX7300
is to be written by the next byte, if received. If a STOP
condition is detected after the command byte is
received, then the MAX7300 takes no further action
(Figure 7) beyond storing the command byte.
SLAVE ADDRESS BYTE
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15
R/W
8
8
CEDATA
8
SDA
SCL
PORT REGISTERS
GPIO
CONFIGURATION
P4 TO P31
ADDRESS
MATCHER
AD0
AD1
COMMAND BYTEDATA BYTE
R/W
7-BIT DEVICE ADDRESS
7
7
TO COMMAND REGISTERS
TO/FROM DATA REGISTERS
GPIO DATA
R/W
CONFIGURATION
REGISTERS
PORT CHANGE
DETECTOR
MASK REGISTER
COMMAND
REGISTER DECODE
8
DATA BYTE COMMAND BYTE
Figure 1. MAX7300 Functional Diagram
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
_______________________________________________________________________________________ 9
Any bytes received after the command byte are consid-
ered data bytes. The first data byte goes into the inter-
nal register of the MAX7300 selected by the command
byte (Figure 8). If multiple data bytes are transmitted
before a STOP condition is detected, these bytes are
generally stored in subsequent MAX7300 internal regis-
ters because the command byte address generally
autoincrements (Table 4).
Message Format for Reading
The MAX7300 is read using the MAX7300’s internally
stored command byte as address pointer, the same way
the stored command byte is used as address pointer for
a write. The pointer generally autoincrements after each
data byte is read using the same rules as for a write
(Table 4). Thus, a read is initiated by first configuring the
MAX7300’s command byte by performing a write (Figure
7). The master can now read ‘n’ consecutive bytes from
the MAX7300, with the first data byte being read from the
register addressed by the initialized command byte
(Figure 9). When performing read-after-write verification,
remember to reset the command byte’s address
because the stored control byte address generally has
been autoincremented after the write (Table 4). Table 5
is the register address map.
Figure 2. 2-Wire Serial Interface Timing Details
SCL
SDA
START CONDITIONSTOP CONDITION
REPEATED START CONDITION
START CONDITION
tSU, DAT
tHD, DAT
tLOW
tHD, STA
tHIGH
tRtF
tSU, STA
tHD, STA
tSU, STO
tBUF
Figure 3. Start and Stop Conditions
SDA
SCL S
START
CONDITION
P
STOP
CONDITION
SDA
SCL
DATA LINE STABLE; DATA VALID CHANGE OF DATA ALLOWED
Figure 4. Bit Transfer
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
10 ______________________________________________________________________________________
Operation with Multiple Masters
If the MAX7300 is operated on a 2-wire interface with
multiple masters, a master reading the MAX7300 should
use a repeated start between the write, which sets the
MAX7300’s address pointer, and the read(s) that takes
the data from the location(s). This is because it is possi-
ble for master 2 to take over the bus after master 1 has
set up the MAX7300’s address pointer, but before
master 1 has read the data. If master 2 subsequently
changes, the MAX7300’s address pointer, then master
1’s delayed read can be from an unexpected location.
Command Address Autoincrementing
Address autoincrementing allows the MAX7300 to be
configured with the shortest number of transmissions
by minimizing the number of times the command
address needs to be sent. The command address
stored in the MAX7300 generally increments after each
data byte is written or read (Table 4).
Initial Power-Up
On initial power-up, all control registers are reset and
the MAX7300 enters shutdown mode (Table 6).
Transition (Port Data Change) Detection
Port transition detection allows any combination of the
seven ports P24–P30 to be continuously monitored for
changes in their logic status (Figure 10). A detected
change is flagged on the transition detection mask reg-
ister INT status bit, D7 (Table 10). If port P31 is config-
ured as an output (Tables 1 and 2), then P31 also
automatically becomes an active-high interrupt output
(INT), which follows the condition of the INT status bit.
Port P31 is set as output by writing bit D7 = 0 and bit
D6 = 1 to the port configuration register (Table 1). Note
that the MAX7300 does not identify which specific
port(s) caused the interrupt, but provides an alert that
one or more port levels have changed.
The mask register contains 7 mask bits that select
which of the seven ports P24–P30 are to be monitored
(Table 10). Set the appropriate mask bit to enable that
port for transition detect. Clear the mask bit if transi-
SCL
SDA
BY TRANSMITTER
CLOCK PULSE FOR ACKNOWLEDGMENT
START CONDITION
SDA
BY RECEIVER
12 89
S
Figure 5. Acknowledge
SDA
SCL
1 0 A3 A2 A1 A00
MSB LSB
R/W ACK
Figure 6. Slave Address
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
______________________________________________________________________________________ 11
tions on that port are to be ignored. Transition detection
works regardless of whether the port being monitored is
set to input or output, but generally, it is not particularly
useful to enable transition detection for outputs.
To use transition detection, first set up the mask regis-
ter and configure port P31 as an output, as described
above. Then enable transition detection by setting the
M bit in the configuration register (Table 9). Whenever
the configuration register is written with the M bit set,
the MAX7300 updates an internal 7-bit snapshot regis-
ter, which holds the comparison copy of the logic states
of ports P24 through P30. The update action occurs
regardless of the previous state of the M bit, so that it is
not necessary to clear the M bit and then set it again to
update the snapshot register.
When the configuration register is written with the M bit
set, transition detection is enabled and remains
enabled until either the configuration register is written
with the M bit clear, or a transition is detected. The INT
status bit (transition detection mask register bit D7)
goes low. Port P31 (if enabled as INT output) also goes
low, if it was not already low.
Once transition detection is enabled, the MAX7300
continuously compares the snapshot register against
the changing states of P24 through P31. If a change on
any of the monitored ports is detected, even for a short
time (like a pulse), the INT status bit (transition detec-
tion mask register bit D7) is set. Port P31 (if enabled as
INT output) also goes high. The INT output and INT sta-
tus bit are not cleared if more changes occur or if the
data pattern returns to its original snapshot condition.
The only way to clear INT is to access (read or write)
the transition detection mask register (Table 10). So if
the transition detection mask register is read twice in
succession after a transition event, the first time reads
with bit D7 set (identifying the event), and the second
time reads with bit D7 clear.
Transition detection is a one-shot event. When INT has
been cleared after responding to a transition event, tran-
sition detection is automatically disabled, even though
the M bit in the configuration register remains set (unless
cleared by the user). Reenable transition detection by
writing the configuration register with the M bit set to
take a new snapshot of the seven ports P24 to P30.
External Component R
ISET
The MAX7300 uses an external resistor, RISET, to set
internal biasing. Use a resistor value of 39kΩ.
Applications Information
Low-Voltage Operation
The MAX7300 operates down to 2V supply voltage
(although the sourcing and sinking currents are not guar-
anteed), providing that the MAX7300 is powered up ini-
tially to at least 2.5V to trigger the device’s internal reset.
Serial Interface Latency
When a MAX7300 register is written through the I2C
interface, the register is updated on the rising edge of
SCL during the data byte’s acknowledge bit (Figure 5).
The delay from the rising edge of SCL to the internal
register being updated can range from 50ns to 350ns.
SAAP0
SLAVE ADDRESS COMMAND BYTE
ACKNOWLEDGE FROM MAX7300
R/W ACKNOWLEDGE FROM MAX7300
D15 D14 D13 D12 D11 D10 D9 D8
COMMAND BYTE IS STORED ON RECEIPT OF STOP CONDITION
Figure 7. Command Byte Received
SAAAP0
SLAVE ADDRESS COMMAND BYTE DATA BYTE
ACKNOWLEDGE FROM MAX7300
1 BYTE
AUTOINCREMENT MEMORY WORD ADDRESS
D15 D14 D13 D12 D11 D10 D9 D8 D1 D0D3 D2D5 D4D7 D6
HOW COMMAND BYTE AND DATA BYTE MAP INTO MAX7300’s REGISTER
ACKNOWLEDGE FROM MAX7300 ACKNOWLEDGE FROM MAX7300
R/W
Figure 8. Command and Single Data Byte Received
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
12 ______________________________________________________________________________________
COMMAND BYTE ADDRESS RANGE AUTOINCREMENT BEHAVIOR
x0000000 to x1111110 Command address autoincrements after byte read or written
x1111111 Command address remains at x1111111 after byte written or read
PIN
CONNECTION DEVICE ADDRESS
AD1 AD0 A6 A5 A4 A3 A2 A1 A0
GND GND 1 0 0 0 0 0 0
GND V+ 1000001
GND SDA 1000010
GND SCL 1000011
V+ GND 1000100
V+ V+ 1000101
V+ SDA 1000110
V+ SCL 1000111
SDA GND 1001000
SDA V+ 1001001
SDA SDA 1 0 0 1 0 1 0
SDA SCL 1 0 0 1 0 1 1
SCL GND 1001100
SCL V+ 1001101
SCL SDA 1 0 0 1 1 1 0
SCL SCL 1 0 0 1 1 1 1
SA A AP0
SLAVE ADDRESS COMMAND BYTE DATA BYTE
ACKNOWLEDGE FROM MAX7300
D15 D14 D13 D12 D11 D10 D9 D8 D1 D0D3 D2D5 D4D7 D6
HOW COMMAND BYTE AND DATA BYTE MAP INTO MAX7300’s REGISTER
ACKNOWLEDGE FROM MAX7300
R/W ‘n’ BYTES
AUTOINCREMENT MEMORY WORD ADDRESS
ACKNOWLEDGE FROM MAX7300
Figure 9. ‘n’ Data Bytes Received
Table 3. MAX7300 Address Map
Table 4. Autoincrement Rules
PC Board Layout Considerations
Ensure that all the MAX7300 GND connections are
used. For TQFN versions, connect the underside
exposed pad to GND. A ground plane is not necessary,
but may be useful to reduce supply impedance if the
MAX7300 outputs are to be heavily loaded. Keep the
track length from the ISET pin to the RISET resistor as
short as possible, and take the GND end of the register
either to the ground plane or directly to the GND pins.
Power-Supply Considerations
The MAX7300 operates with power-supply voltages of
2.5V to 5.5V. Bypass the power supply to GND with a
0.047µF capacitor as close to the device as possible.
Add a 1µF capacitor if the MAX7300 is far away from
the board’s input bulk decoupling capacitor.
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
______________________________________________________________________________________ 13
Table 5. Register Address Map
COMMAND ADDRESS
REGISTER D15 D14 D13 D12 D11 D10 D9 D8
HEX
CODE
No-Op X 0 0 0 0 0 0 0 0x00
Configuration X 0 0 0 0 1 0 0 0x04
Transition Detect Mask X 0 0 0 0 1 1 0 0x06
Factory Reserved; do not write to this port X 0 0 0 0 1 1 1 0x07
Port Configuration P7, P6, P5, P4 X 0 0 0 1 0 0 1 0x09
Port Configuration P11, P10, P9, P8 X 0 0 0 1 0 1 0 0x0A
Port Configuration P15, P14, P13, P12 X 0 0 0 1 0 1 1 0x0B
Port Configuration P19, P18, P17, P16 X 0 0 0 1 1 0 0 0x0C
Port Configuration P23, P22, P21, P20 X 0 0 0 1 1 0 1 0x0D
Port Configuration P27, P26, P25, P24 X 0 0 0 1 1 1 0 0x0E
Port Configuration P31, P30, P29, P28 X 0 0 0 1 1 1 1 0x0F
Port 0 only (virtual port, no action) X 0 1 0 0 0 0 0 0x20
Port 1 only (virtual port, no action) X 0 1 0 0 0 0 1 0x21
Port 2 only (virtual port, no action) X 0 1 0 0 0 1 0 0x22
Port 3 only (virtual port, no action) X 0 1 0 0 0 1 1 0x23
Port 4 only (data bit D0. D7-D1 read as 0) X 0 1 0 0 1 0 0 0x24
Port 5 only (data bit D0. D7-D1 read as 0) X 0 1 0 0 1 0 1 0x25
Port 6 only (data bit D0. D7-D1 read as 0) X 0 1 0 0 1 1 0 0x26
Port 7 only (data bit D0. D7-D1 read as 0) X 0 1 0 0 1 1 1 0x27
Port 8 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 0 0 0 0x28
Port 9 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 0 0 1 0x29
Port 10 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 0 1 0 0x2A
Port 11 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 0 1 1 0x2B
Port 12 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 1 0 0 0x2C
Port 13 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 1 0 1 0x2D
Port 14 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 1 1 0 0x2E
Port 15 only (data bit D0. D7-D1 read as 0) X 0 1 0 1 1 1 1 0x2F
Port 16 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 0 0 0 0x30
Port 17 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 0 0 1 0x31
Port 18 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 0 1 0 0x32
Port 19 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 0 1 1 0x33
Port 20 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 1 0 0 0x34
Port 21 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 1 0 1 0x35
Port 22 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 1 1 0 0x36
Port 23 only (data bit D0. D7-D1 read as 0) X 0 1 1 0 1 1 1 0x37
Port 24 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 0 0 0 0x38
Port 25 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 0 0 1 0x39
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
14 ______________________________________________________________________________________
COMMAND ADDRESS
REGISTER D15 D14 D13 D12 D11 D10 D9 D8
HEX
CODE
Port 26 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 0 1 0 0x3A
Port 27 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 0 1 1 0x3B
Port 28 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 1 0 0 0x3C
Port 29 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 1 0 1 0x3D
Port 30 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 1 1 0 0x3E
Port 31 only (data bit D0. D7-D1 read as 0) X 0 1 1 1 1 1 1 0x3F
4 ports 4–7 (data bits D0–D3. D4–D7 read as 0) X 1 0 0 0 0 0 0 0x40
5 ports 4–8 (data bits D0–D4. D5–D7 read as 0) X 1 0 0 0 0 0 1 0x41
6 ports 4–9 (data bits D0–D5. D6–D7 read as 0) X 1 0 0 0 0 1 0 0x42
7 ports 4–10 (data bits D0–D6. D7 reads as 0) X 1 0 0 0 0 1 1 0x43
8 ports 4–11 (data bits D0–D7) X 1 0 0 0 1 0 0 0x44
8 ports 5–12 (data bits D0–D7) X 1 0 0 0 1 0 1 0x45
8 ports 6–13 (data bits D0–D7) X 1 0 0 0 1 1 0 0x46
8 ports 7–14 (data bits D0–D7) X 1 0 0 0 1 1 1 0x47
8 ports 8–15 (data bits D0–D7) X 1 0 0 1 0 0 0 0x48
8 ports 9–16 (data bits D0–D7) X 1 0 0 1 0 0 1 0x49
8 ports 10–17 (data bits D0–D7) X 1 0 0 1 0 1 0 0x4A
8 ports 11–18 (data bits D0–D7) X 1 0 0 1 0 1 1 0x4B
8 ports 12–19 (data bits D0–D7) X 1 0 0 1 1 0 0 0x4C
8 ports 13–20 (data bits D0–D7) X 1 0 0 1 1 0 1 0x4D
8 ports 14–21 (data bits D0–D7) X 1 0 0 1 1 1 0 0x4E
8 ports 15–22 (data bits D0–D7) X 1 0 0 1 1 1 1 0x4F
8 ports 16–23 (data bits D0–D7) X 1 0 1 0 0 0 0 0x50
8 ports 17–24 (data bits D0–D7) X 1 0 1 0 0 0 1 0x51
8 ports 18–25 (data bits D0–D7) X 1 0 1 0 0 1 0 0x52
8 ports 19–26 (data bits D0–D7) X 1 0 1 0 0 1 1 0x53
8 ports 20–27 (data bits D0–D7) X 1 0 1 0 1 0 0 0x54
8 ports 21–28 (data bits D0–D7) X 1 0 1 0 1 0 1 0x55
8 ports 22–29 (data bits D0–D7) X 1 0 1 0 1 1 0 0x56
8 ports 23–30 (data bits D0–D7) X 1 0 1 0 1 1 1 0x57
8 ports 24–31 (data bits D0–D7) X 1 0 1 1 0 0 0 0x58
7 ports 25–31 (data bits D0–D6. D7 reads as 0) X 1 0 1 1 0 0 1 0x59
6 ports 26–31 (data bits D0–D5. D6–D7 read as 0) X 1 0 1 1 0 1 0 0x5A
5 ports 27–31 (data bits D0–D4. D5–D7 read as 0) X 1 0 1 1 0 1 1 0x5B
4 ports 28–31 (data bits D0–D3. D4–D7 read as 0) X 1 0 1 1 1 0 0 0x5C
3 ports 29–31 (data bits D0–D2. D3–D7 read as 0) X 1 0 1 1 1 0 1 0x5D
2 ports 30–31 (data bits D0–D1. D2–D7 read as 0) X 1 0 1 1 1 1 0 0x5E
1 port 31 only (data bits D0. D1–D7 read as 0) X 1 0 1 1 1 1 1 0x5F
Table 5. Register Address Map (continued)
Note: Unused bits read as zero.
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
______________________________________________________________________________________ 15
Table 6. Power-Up Configuration
REGISTER DATA
REGISTER
FUNCTION POWER-UP CONDITION
ADDRESS
CODE
(HEX) D7 D6 D5 D4 D3 D2 D1 D0
Port Register
Bits 4 to 31 GPIO Output Low 0x24 to
0x3F XXXXXXX0
Configuration
Register
Shutdown Enabled
Transition Detection Disabled 0x04 0 0 X X X X X 0
Input Mask
Register All Clear (Masked Off) 0x06 X 0 0 0 0 0 0 0
Port
Configuration P7, P6, P5, P4: GPIO Inputs without Pullup 0x09 1 0 1 0 1 0 1 0
Port
Configuration P11, P10, P9, P8: GPIO Inputs without Pullup 0x0A 1 0 1 0 1 0 1 0
Port
Configuration P15, P14, P13, P12: GPIO Inputs without Pullup 0x0B 1 0 1 0 1 0 1 0
Port
Configuration P19, P18, P17, P16: GPIO Inputs without Pullup 0x0C 1 0 1 0 1 0 1 0
Port
Configuration P23, P22, P21, P20: GPIO Inputs without Pullup 0x0D 1 0 1 0 1 0 1 0
Port
Configuration P27, P26, P25, P24: GPIO Inputs without Pullup 0x0E 1 0 1 0 1 0 1 0
Port
Configuration P31, P30, P29, P28: GPIO Inputs without Pullup 0x0F 1 0 1 0 1 0 1 0
X = unused bits; if read, zero results.
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
16 ______________________________________________________________________________________
Table 7. Configuration Register Format
REGISTER DATA
FUNCTION ADDRESS CODE
(HEX) D7 D6 D5 D4 D3 D2 D1 D0
Configuration Register 0x04 M 0 XXXXXS
Table 8. Shutdown Control (S Data Bit D0) Format
REGISTER DATA
FUNCTION ADDRESS CODE
(HEX) D7 D6 D5 D4 D3 D2 D1 D0
Shutdown 0x04 M 0 XXXXX0
Normal Operation 0x04 M 0 XXXXX1
Table 9. Transition Detection Control (M Data Bit D7) Format
REGISTER DATA
FUNCTION ADDRESS CODE
(HEX) D7 D6 D5 D4 D3 D2 D1 D0
Disabled 0x04 0 0 XXXXXS
Enabled 0x04 1 0 XXXXXS
Table 10. Transition Detection Mask Register
REGISTER DATA
FUNCTION
REGISTER
ADDRESS
(HEX)
READ/
WRITE D7 D6 D5 D4 D3 D2 D1 D0
Read INT Status*
Mask
Register 0x06
Write Unchanged
Port
30
mask
Port
29
mask
Port
28
mask
Port
27
mask
Port
26
mask
Port
25
mask
Port
24
mask
*
INT is automatically cleared after it is read.
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
______________________________________________________________________________________ 17
GPIO INPUT
CONDITIONING
P31
P30
P29
P28
P27
P26
P25
P24
GPIO/PORT OUTPUT LATCH
GPIO INPUT
CONDITIONING
GPIO/PORT OUTPUT LATCH
GPIO INPUT
CONDITIONING
GPIO/PORT OUTPUT LATCH
GPIO INPUT
CONDITIONING
GPIO/PORT OUTPUT LATCH
GPIO INPUT
CONDITIONING
GPIO/PORT OUTPUT LATCH
GPIO INPUT
CONDITIONING
GPIO/PORT OUTPUT LATCH
GPIO INPUT
CONDITIONING
GPIO/PORT OUTPUT LATCH
D Q
D Q
D Q
D Q
D Q
D Q
D Q
CLOCK PULSE WHEN WRITING CONFIGURATION REGISTER WITH M BIT SET
OR
CONFIGURATION REGISTER M BIT = 1
R
S
GPIO IN
GPIO/PORT OUT
CLOCK PULSE AFTER EACH READ ACCESS TO MASK REGISTER
INT STATUS STORED AS MSB OF MASK REGISTER
MASK REGISTER BIT 6
MASK REGISTER BIT 5
MASK REGISTER BIT 4
MASK REGISTER BIT 3
MASK REGISTER BIT 2
MASK REGISTER BIT 1
MASK REGISTER LSB
GPIO IN
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO IN
GPIO/PORT OUT
GPIO INPUT
CONDITIONING
GPIO/PORT
OUTPUT LATCH
INT
OUTPUT LATCH
Figure 10. Maskable GPIO Ports P24 to P31
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
18 ______________________________________________________________________________________
TOP VIEW
36
35
34
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
12
13
14
V+
AD1
SCL
SDA
P4
P31
P26
P5
P30
P6
P29
P7
P28
P27
P17
P16
P15
P11
P14
P10
P13
P9
P12
P8
AD0
GND
GND
ISET
36 SSOP
MAX7300
22
21
20
19
15
16
17
18 P22
P25
P24
P23
P21
P20
P19
P18
MAX7300
MAX7300
P4
P31
P30
P6
P28
P27
P26
P29
P7
P5
P9
P13
P10
P14
P11
P15
P16
P17
P12
P8 1
2
3
4
5
6
7
8
9
10
30
29
28
27
26
25
24
23
22
21
P21
P22
P23
P25
N.C.
P20
P19
P18
N.C.
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
GND
GND
GND
ISET
V+
AD1
SCL
SDA
N.C.
AD0
40 TQFN-EP
P24
28
27
26
25
24
23
22
GND
GND
ISET
V+
AD1
SCL
SDA
8
9
10
11
12
13
14
P18
P19
P20
P21
P22
P23
P24
15
16
17
18
19
20
21
P25
P26
P27
P28
P29
P30
P31
7
6
5
4
3
2
1
P17
P16
P15
P14
P13
P12
ADO
28 TQFN-EP
TOP VIEW
Pin Configurations (continued)
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
______________________________________________________________________________________ 19
Chip Information
PROCESS: CMOS
Package Information
For the latest package outline information and land patterns
(footprints), go to www.maxim-ic.com/packages. Note that a
“+”, “#”, or “-” in the package code indicates RoHS status only.
Package drawings may show a different suffix character, but
the drawing pertains to the package regardless of RoHS status.
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
28 SSOP A28+1 21-0056 90-0095
28 TQFN-EP T2855+6 21-0140 90-0026
36 SSOP A36+4 21-0040 90-0098
40 TQFN-EP T4066+5 21-0141 90-0055
MAX7300
2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or
28-Port I/O Expander
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in
the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
20
____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 2011 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.
Revision History
REVISION
NUMBER
REVISION
DATE DESCRIPTION PAGES
CHANGED
1 9/11 Updated Ordering Information, Absolute Maximum Ratings, Pin Description, Table
1, and Package Information sections 1, 2, 6, 7, 19
