1
ECL Pro™
SY100EPT21L
Micrel, Inc.
M9999-120505
hbwhelp@micrel.com or (408) 955-1690
DESCRIPTION
■Guaranteed over the industrial temperature range:
–40°C to +85°C
■Pin-for-pin; plug-in replacement to MC100EPT21D/DT
■3.3V power supply
■1.9ns typical propagation delay
■275MHz fMAX (Clock)
■Differential LVPECL inputs
■24mA LVTTL output
■Flow-through pinout
■Q output will default LOW with inputs open
■VBB output
■Available in 8-pin MSOP and SOIC packages
The SY100EPT21L is a single, differential LVPECL-
to-LVTTL translator using a single +3.3V power supply.
Because low voltage positive ECL (LVPECL) levels are
used, only +3.3V and ground are required. The small
outline 8-pin SOIC package and low-skew, single-gate
design make the EPT21L ideal for applications that
require the translation of a clock or data signal where
minimal space, low power, and low cost are critical.
VBB allows a differential, single-ended, or AC-coupled
interface to the device. If used, the VBB output should be
bypassed to VCC with 0.01µF capacitor.
Under open input conditions, the /D will be biased at a
VCC/2 voltage level and the D input will be pulled to
ground. This condition will force the Q output low to
provide added stability.
The 100EPT is compatible with positive ECL 100K
logic levels. For applications that require the smallest
footprint, consider the SY89321L in an ultra-small
(2mm ×2mm) 8-pin MLF™ package.
All support documentation can be found on Micrel’s web
site at: www.micrel.com.
FEATURES
3.3V DIFFERENTIAL
LVPECL-to-LVTTL TRANSLATOR
ECL Pro™
SY100EPT21L
Rev.: E Amendment: /0
Issue Date: December 2005
ECL Pro™
ECL Pro is a trademark of Micrel, Inc.
Micro
LeadFrame and MLF are trademarks of Amkor Technology, Inc.
APPLICATIONS
■ASIC/FPGA interface
■Legacy interface
■Precision differential-to-general purpose, single-
ended translation
Micrel ON Semiconductor
SY100EPT21LZI MC100EPT21D
SY100EPT21LZITR MC100EPT21DR2
SY100EPT21LKI MC100EPT21DT
SY100EPT21LKITR MC100EPT21DTR2
CROSS REFERENCE TABLE