Contents
1. Introduction to Intel® FPGA Download Cable..................................................................3
1.1. Intel FPGA Download Cable Revision........................................................................ 3
1.2. Supported Devices and Host Systems.......................................................................3
2. Specifications for Intel FPGA Download Cable................................................................ 4
2.1. Block Diagram and Dimension................................................................................. 4
2.2. Cable-to-Board Connection..................................................................................... 4
2.3. Pin Description...................................................................................................... 5
2.4. Operating Conditions..............................................................................................6
2.5. Power Requirements.............................................................................................. 7
2.6. RoHS Compliance.................................................................................................. 8
3. Using the Intel FPGA Download Cable.............................................................................9
3.1. Installing the Intel FPGA Download Cable Driver on Windows.......................................9
3.2. Installing the Intel FPGA Download Cable Driver on Linux............................................9
3.2.1. Installing on Red Hat Enterprise 4 or Earlier Versions.................................... 10
3.2.2. Installing on Red Hat Enterprise 5 and 6..................................................... 10
3.3. Setting up the Intel FPGA Download Cable Hardware in the Intel Quartus Prime
Software.......................................................................................................... 10
3.4. Connecting the Intel FPGA Download Cable to the Board........................................... 11
4. Document Revision History for the Intel FPGA Download Cable User Guide.................. 13
Contents
Intel FPGA USB Download Cable User Guide Send Feedback
2
1. Introduction to Intel® FPGA Download Cable
The Intel® FPGA Download Cable interfaces a USB port on a host computer to an FPGA
mounted on a printed circuit board. The cable sends configuration data from the host
computer to a standard 10-pin header connected to the FPGA. You can use the Intel
FPGA Download Cable to iteratively download configuration data to a system during
prototyping or to program data into the system during production.
1.1. Intel FPGA Download Cable Revision
Table 1. Intel FPGA Download Cable Revision
Revision Indicator Description RoHS Compliant
Rev. A Ribbon cable. No revision
marking on the casing.
10-pin female connector that is connected to the
Intel FPGA Download Cable through a ribbon
cable.
No
Rev. B "Rev. B" on the casing. 10-pin female connector that is connected to the
Intel FPGA Download Cable through a flexible PCB
cable.
No
Rev. C "Rev. C" on the casing. 10-pin female connector that is connected to the
Intel FPGA Download Cable through a flexible PCB
cable.
Yes
1.2. Supported Devices and Host Systems
You can use the Intel FPGA Download Cable with supported Intel FPGAs, serial
configuration devices, and host systems.
Table 2. Supported Devices and Host Systems
FPGA Serial Configuration Device Host System
Stratix® series
Arria® series
Cyclone® series
MAX® series
EPCS devices
EPCQ devices
EPCQ-L devices
Windows
Linux
UG-USB81204 | 2019.04.12
Send Feedback
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
2. Specifications for Intel FPGA Download Cable
The Intel FPGA Download Cable has a universal USB connector that plugs into the PC
USB port, and a female connector that plugs into a male header on the device board.
This section shows the hardware components, their dimensions, and lists the pins,
operating conditions and power requirements.
2.1. Block Diagram and Dimension
Figure 1. Block Diagram of the Intel FPGA Download Cable
USBInterface
Chip EPM7064AETC44
I/Os
I/Os
VCC (TRGT)
Pin 1
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
USBVCC
USB
Receptacle
10-Pin
Female Plug
Voltage Translator
Circuitry
Figure 2. Dimension of the Intel FPGA Download Cable
0.5 (1)
7.5 (1)
2.5
1.0
2.0
(1) Applies to Rev. B and Rev. C.
All Dimensions are in inches.
2.2. Cable-to-Board Connection
TheIntel FPGA Download Cable has a 10-pin female connector, which plugs into a 10-
pin male header on the device board. The male header consists of two rows of five
pins, which are connected to the programming or configuration pins of the device.
UG-USB81204 | 2019.04.12
Send Feedback
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
A 10-pin surface mount header can be used for the JTAG, AS, or PS download cable.
However, Intel recommends using a through-hole connector because of the repeated
insertion and removal force needed.
Figure 3. Connectors and Dimensions
0.023 Sq .
0.235
0.100
Side View
0.100
Top View
Dimensions are in inches
10-pin Male Header
0.250 Typ.
0.700 Typ.
0.425 Typ.
0.100 Sq.
10
9
8
7
6
5
4
3
2
1
0.025 Sq.
Spacing between pin centers is 0.1 inches.
10-pin Female Connector (Device Board)
2.3. Pin Description
The following table lists the pins of the Intel FPGA Download Cable female plug and
describes their functions in the JTAG, active serial and passive serial modes.
Table 3. Signal Names of the Intel FPGA Download Cable Female Plug
Pin AS Mode PS Mode JTAG Mode
Signal Name Description Signal Name Description Signal Name Description
1DCLK Clock signal. DCLK Clock signal. TCK Clock signal.
2GND Signal ground. GND Signal ground. GND Signal ground.
3CONF_DONE Configuration
done. CONF_DONE Configuration
done. TDO Data from
device.
4VCC(TRGT) Target power
supplied by the
device board.
VCC(TRGT) Target power
supplied by the
device board.
VCC(TRGT) Target power
supplied by the
device board.
5nCONFIG Configuration
control. nCONFIG Configuration
control. TMS JTAG state
machine control.
6nCE Cyclone chip
enable.
————
7DATAOUT Active serial data
out. nSTATUS Configuration
status.
— —
8nCS Serial
configuration
device chip
select.
————
9ASDI Active serial data
in. DATA0 Data to device. TDI Data to device.
10 GND Signal ground. GND Signal ground. GND Signal ground.
2. Specifications for Intel FPGA Download Cable
UG-USB81204 | 2019.04.12
Send Feedback Intel FPGA USB Download Cable User Guide
5
2.4. Operating Conditions
Use the provided maximum ratings, recommended operating conditions and DC
operating conditions to ensure the correct usage of the Intel FPGA Download Cable.
Table 4. Absolute Maximum Ratings
Symbol Parameter Conditions Min Max Unit
VCC(TRGT) Target supply voltage With respect to ground –0.3 5.5 V
VCC(USB) USB supply voltage With respect to ground –0.5 6.0 V
IIInput current TDO or dataout –10.0 10.0 mA
Io
Output current for Rev. A
or Rev. B cable TCK, TMS, TDI, nCS, nCE
–20.0 20.0 mA
Output current for Rev. C
cable
–50.0 50.0 mA
Table 5. Recommended Operating Conditions
Symbol Parameter Conditions Min Max Unit
VCC(TRGT) Target supply voltage, 5.0-
V operation
— 4.75 5.25 V
Target supply voltage, 3.3-
V operation
— 3.0 3.6 V
Target supply voltage, 2.5-
V operation
— 2.375 2.625 V
Target supply voltage, 1.8-
V operation
— 1.71 1.89 V
Target supply voltage, 1.5-
V operation
— 1.43 1.57 V
Table 6. DC Operating Conditions for Intel FPGA Download Cable Rev. A and B
Symbol Parameter Conditions Min Max Unit
VIH High-level input
voltage
— VCC(TRGT) – 0.2 — V
VIL Low-level input
voltage
— — 0.15 V
VOH 5.0-V high-level
output voltage
VCC(TRGT) = 4.5 V, IOH = 1 mA 4.4 — V
3.3-V high-level
output voltage
VCC(TRGT) = 3.0 V, IOH = 1 mA 2.9 — V
2.5-V high-level
output voltage
VCC(TRGT) = 2.375 V, IOH = 1 mA 2.275 — V
1.8-V high-level
output voltage
VCC(TRGT) = 1.71 V, IOH = 1 mA 1.61 — V
1.5-V high-level
output voltage
VCC(TRGT) = 1.43 V, IOH = 1 mA 1.33 — V
VOL 5.0-V low-level
output voltage
VCC(TRGT) = 5.5 V, IOL = 1 mA — 0.125 V
continued...
2. Specifications for Intel FPGA Download Cable
UG-USB81204 | 2019.04.12
Intel FPGA USB Download Cable User Guide Send Feedback
6
Symbol Parameter Conditions Min Max Unit
3.3-V low-level
output voltage
VCC(TRGT) = 3.6 V, IOL = 1 mA — 0.125 V
2.5-V low-level
output voltage
VCC(TRGT) = 2.625 V, IOL = 1 mA — 0.125 V
1.8-V low-level
output voltage
VCC(TRGT) = 1.89 V, IOL = 1 mA — 0.125 V
1.5-V low-level
output voltage
VCC(TRGT) = 1.57 V, IOL = 1 mA — 0.125 V
ICC(TRGT) Operating current
(No Load)
Typical ICC(TRGT) = 16 uA — 100 µA
Table 7. DC Operating Conditions for Intel FPGA Download Cable Rev. C
Symbol Parameter Conditions Min Max Unit
VIH High-level input
voltage
VCC(TRGT) >= 2.0 V 2.0 — V
VCC(TRGT) < 2.0 V VCC(TRGT) — V
VIL Low-level input
voltage
VCC(TRGT) >= 2.0 V — 0.8 V
VCC(TRGT) < 2.0 V — 0 V
VOH 5.0-V high-level
output voltage
VCC(TRGT) = 4.5 V, IOH = -10 mA 3.8 — V
3.3-V high-level
output voltage
VCC(TRGT) = 3.0 V, IOH = -8 mA 2.3 — V
2.5-V high-level
output voltage
VCC(TRGT) = 2.375 V, IOH = -6 mA 1.8 — V
1.8-V high-level
output voltage
VCC(TRGT) = 1.71 V, IOH = -4 mA 1.2 — V
VOL 5.0-V high-level
output voltage
VCC(TRGT) = 5.5 V, IOL = 10 mA — 0.8 V
3.3-V high-level
output voltage
VCC(TRGT) = 3.6 V, IOL = 8 mA — 0.7 V
2.5-V high-level
output voltage
VCC(TRGT) = 2.625 V, IOL = 6 mA — 0.6 V
1.8-V high-level
output voltage
VCC(TRGT) = 1.89 V, IOL = 4 mA — 0.5 V
ICC(TRGT) Operating current
(No Load)
Typical ICC(TRGT) = 16 uA — 100 µA
2.5. Power Requirements
The Intel FPGA Download Cable VCC(TRGT) pin must be connected to a specific voltage
for the device being programmed. Connect pull-up resistors to the same power supply
as the Intel FPGA Download Cable VCC(TRGT).
2. Specifications for Intel FPGA Download Cable
UG-USB81204 | 2019.04.12
Send Feedback Intel FPGA USB Download Cable User Guide
7
Table 8. VCC(TRGT) Power Requirements
Device Family Voltage Required
FPGAs
Stratix V, Stratix IV, and Stratix III As specified by VCCPGM or VCCPD.
Stratix II, Stratix II GX, and Stratix GX As specified by VCCSEL.
Arria 10 As specified by VCCPGM or VCCIO.
Arria V As specified by VCCPD.
Arria II GX As specified by VCCPD or VCCIO of Bank 8C
Arria GX As specified by VCCSEL.
Cyclone V As specified by VCCPGM or VCCPD.
Cyclone IV As specified by VCCA or VCCIO.
Cyclone III As specified by VCCA or VCCIO.
Max 10 As specified by VCCIO.
Configuration Devices
EPCS 3.3 V
EPCQ 3.3 V
EPCQ-L 1.8 V
2.6. RoHS Compliance
Table 9. Hazardous Substances and Concentration
A value of 0 indicates that the concentration of the hazardous substance in all homogeneous materials in the
parts is below the relevant threshold as specified by the SJ/T11363-2006 standard.
Part Name Lead (Pb) Cadmium
(Cd)
Hexavalent
Chromium
(Cr6+)
Mercury (Hg) Polybrominat
ed Biphenyls
(PBB)
Polybrominat
ed Diphenyl
Ethers (PBB)
Electronic components 0 0 0 0 0 0
Populated circuit
board
0 0 0 0 0 0
Manufacturing process 0 0 0 0 0 0
Packing 0 0 0 0 0 0
2. Specifications for Intel FPGA Download Cable
UG-USB81204 | 2019.04.12
Intel FPGA USB Download Cable User Guide Send Feedback
8
3. Using the Intel FPGA Download Cable
To start using the Intel FPGA Download Cable, you must install the drivers on your
system and set up the hardware in the Intel Quartus® Prime software. Intel
recommends that you use the latest version of the Intel Quartus Prime software.
To program or configure the device, connect the host system to the device board using
the Intel FPGA Download Cable and initiate the programming or configuration using
the Intel Quartus Prime Programmer. You can also use the cable with the Intel Quartus
Prime Signal Tap Logic Analyzer for logic analysis.
3.1. Installing the Intel FPGA Download Cable Driver on Windows
1. Locate the Intel FPGA Download Cable driver in \<Quartus Prime system
directory>\drivers\usb-blaster.
If the driver is not in your directory, download the driver from www.altera.com/
support/software/drivers.
2. Connect the Intel FPGA Download Cable to your PC.
3. Open Device Manager. In the Other devices tab, select and right click USB-
Blaster. Then, click Update Driver Software.
4. Click Browse. Browse to \<Quartus Prime system directory>\drivers
\usb-blaster and click Next.
The Windows security warning is displayed.
5. Click Install to begin installing the driver.
6. Click Finish when the driver is installed.
7. Restart your system.
Related Information
Cable and Adapter Drivers Information
3.2. Installing the Intel FPGA Download Cable Driver on Linux
The Intel Quartus Prime software uses the USB drivers (usbfs) provided by Red Hat
Linux to access the Intel FPGA Download Cable. You need system administration (root)
privileges to configure the drivers. You must also change the permission on the ports
before using the Intel FPGA Download Cable to program devices.
Related Information
Cable and Adapter Drivers Information
UG-USB81204 | 2019.04.12
Send Feedback
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
3.2.1. Installing on Red Hat Enterprise 4 or Earlier Versions
1. Add the following lines to the /etc/hotplug/usb.usermap file:
#
#Intel FPGA Download Cable
#
usbblaster 0x03 0x09fb 0x6001 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
usbblaster 0x03 0x09fb 0x6002 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
usbblaster 0x03 0x09fb 0x6003 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
2. Create a file named /etc/hotplug/usb/usbblaster and write:
#!/bin/sh
#Intel FPGA Download Cable hotplug script
# Allow any user to access the cable
chmod 666 $DEVICE
3. Make the file executable.
Now you can set up the programming hardware in the Intel Quartus Prime software.
3.2.2. Installing on Red Hat Enterprise 5 and 6
1. Create a file named /etc/udev/rules.d/51-usbblaster.rules
2. In the file, add the following lines, depending on the type of download cable.
Ensure that all the code is in one line.
— Intel FPGA Download Cable:
BUS=="usb", SYSFS{idVendor}=="09fb", SYSFS{idProduct}=="6001",
MODE="0666"
BUS=="usb", SYSFS{idVendor}=="09fb", SYSFS{idProduct}=="6002",
MODE="0666"
BUS=="usb", SYSFS{idVendor}=="09fb", SYSFS{idProduct}=="6003",
MODE="0666"
— Intel FPGA Download Cable II:
BUS=="usb", SYSFS{idVendor}=="09fb", SYSFS{idProduct}=="6010",
MODE="0666"
BUS=="usb", SYSFS{idVendor}=="09fb", SYSFS{idProduct}=="6810",
MODE="0666"
Now you can set up the programming hardware in the Intel Quartus Prime software.
3.3. Setting up the Intel FPGA Download Cable Hardware in the
Intel Quartus Prime Software
1. Launch the Intel Quartus Prime software.
2. Click Tools > Programmer.
3. Click Hardware Setup.
3. Using the Intel FPGA Download Cable
UG-USB81204 | 2019.04.12
Intel FPGA USB Download Cable User Guide Send Feedback
10
Figure 4. Hardware Setup Dialog Box
The Hardware Settings tab of the Hardware Setup dialog box is displayed.
4. From the Currently selected hardware drop-down list, select USB-Blaster
[USB-0].
5. Click Close to close the Hardware Setup dialog box.
6. In the Programmer window, select the desired programming mode from the
Mode drop-down list.
Table 10. Programming Modes
Mode Description
Joint Test Action Group (JTAG) Programs or configures all supported Intel devices except EPCS, EPCQ, and
EPCQ-L devices.
In-Socket Programming USB-Blaster does not support this programming mode.
Passive Serial Configures all supported Intel devices except EPCS, EPCQ, and EPCQ-L devices.
Active Serial Programming Programs a single EPCS, EPCQ, or EPCQ-L device.
3.4. Connecting the Intel FPGA Download Cable to the Board
1. Disconnect the power cable from the device board.
2. Connect the Intel FPGA Download Cable to your PC.
3. Plug the Intel FPGA Download Cable into the 10-pin header on the device board.
3. Using the Intel FPGA Download Cable
UG-USB81204 | 2019.04.12
Send Feedback Intel FPGA USB Download Cable User Guide
11
Figure 5. Connection to the Device Board
P
I
N
1
T
A
R
G
E
T
B
L
A
S
T
E
R
S
I
D
E
S
I
D
E
10-pin Female Connector
(connects to target printed
circuit board 10-pin male
header)
4. Connect the power cable to the device board.
The Found New Hardware wizard may open and prompt you to install a new
hardware driver. Close the wizard and follow the steps provided in subsequent
sections to install the hardware driver.
5. To disconnect the Intel FPGA Download Cable from the device board, follow these
steps to ensure that the cable is not damaged.
a. Remove power from the device board.
b. Unplug the Intel FPGA Download Cable from the board.
c. Unplug the Intel FPGA Download Cable from your PC.
3. Using the Intel FPGA Download Cable
UG-USB81204 | 2019.04.12
Intel FPGA USB Download Cable User Guide Send Feedback
12
4. Document Revision History for the Intel FPGA
Download Cable User Guide
Document
Version
Changes
2019.04.12 • Corrected the unit in the Recommended Operating Conditions and DC Operating Conditions for Intel
FPGA Download Cable Rev. C tables.
• Added how to install USB drivers for Red Hat Enterprise systems.
Date Version Changes
October 2016 2016.10.31 • Changed instances of Quartus II to Quartus Prime.
• Changed instances of USB-Blaster Download cable
II to Intel FPGA Download Cable.
• Updated document template.
August 2015 2015.08.20 • Removed PROC_RST signal which is not supported
in USB-Blaster.
May 2015 2015.05.04 • Updated the document organization.
• Added new devices in the following sections:
Supported Devices and Host Systems and Power
Requirements.
• Updated the procedure on driver installation for
Windows.
• Revised the pin width of the female plug.
April 2009 2.5 • Updated “Supported Devices” section.
• Updated “Software Requirements”.
• Deleted handnote in “Installing the USB-Blaster
Driver on Windows Vista Systems”.
• Updated Table 2–1.
• Added a handnote in “Circuit Board Header
Connection”.
• Updated Table 2–5.
April 2008 2.4 • Added “Statement of China-RoHS Compliance”.
• Added Table 2–8.
• Added “Installing the USB-Blaster Driver on
Windows Vista Systems”.
May 2007 2.3 • Updated “Introduction”.
• Added warning note about USB-Blaster cable in
“Hardware Setup” section.
• Added information on Linux setup in “Installing the
USB-Blaster Driver on Linux” section.
• Added feetpara note on driver information just
before the “Setting Up the USB-Blaster Hardware in
the Quartus II Software” section.
• Updated USB-Blaster installation procedure for QII
6.1 (32-bit or 64-bit) in “Installing the USB-Blaster
Driver on Windows 2000 and Windows XP Systems”
section.
continued...
UG-USB81204 | 2019.04.12
Send Feedback
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered
Date Version Changes
March 2007 2.2 • Update to “Installing the USB-Blaster Driver on
Windows 2000 and Windows XP Systems” section.
July 2006 2.1 Minor update to Chapter 2, USB-Blaster Specifications.
June 2006 2.0 • Updated Figure 2–1, Table 2–1, and Table 2–7.
• Added Table 2–6.
December 2004 1.2 Update to conditions in Table 2–2.
November 2004 1.1 Minor update.
July 2004 1.0 Initial release.
4. Document Revision History for the Intel FPGA Download Cable User Guide
UG-USB81204 | 2019.04.12
Intel FPGA USB Download Cable User Guide Send Feedback
14
